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Abstract—As metal-oxide-semiconductor field-effect transis-
tors (MOSFET) channel lengths (Lg) are scaled to lengths shorter
than Lg<8 nm source-drain tunneling starts to become a major
performance limiting factor. In this scenario a heavier transport
mass can be used to limit source-drain (S-D) tunneling. Taking
InAs and Si as examples, it is shown that different heavier
transport masses can be engineered using strain and crystal
orientation engineering. Full-band extended device atomistic
quantum transport simulations are performed for nanowire
MOSFETs at Lg<8 nm in both ballistic and incoherent scattering
regimes. In conclusion, a heavier transport mass can indeed be
advantageous in improving ON state currents in ultra scaled
nanowire MOSFETs.
Index Terms—Source-Drain tunneling, nanowire, Si, InAs,
strain, quantum transport, tight-binding (TB) approach.
I. INTRODUCTION
SCALING of complementary metal-oxide-semiconductor(CMOS) technology for the past fourty years has led
to current device technology with channel lengths well be-
low 30 nm [1]. The International Technology Roadmap for
Semiconductors (ITRS) predicts MOSFET channel lengths to
be less than 8 nm in ten years [2]. In this extremely scaled
regime, MOSFETs will suffer from excessive source - drain
(S-D) tunneling, making it hard to turn off the device [3],
[4]. Nanowire based MOSFETs have emerged as promising
candidates for future scaling as they offer the best electrostatic
gate control over the channel [5]. Nanowire MOSFETs made
from high mobility III-V materials are being projected as the
future of microelectronics [6]. However, it remains an open
question how practical it would be to scale MOSFETs to
channel lengths below 8 nm. In such extremely scaled regime
of operation, it becomes clear that the most critical aspect is
to maintain good sub-threshold characteristics.
The typical transistor approach prefers a light transport mass
corresponding to high carrier velocities and a heavy confine-
ment mass for higher quantum capacitance (Cq) [7]. A light
transport mass, however, leads to an increased source drain
tunneling and can lead to degraded OFF state characteristics
[8]. A heavy transport mass can limit S-D tunneling but it
also means lower channel mobility or degraded ON state
characteristics. This situation naturally leads to a trade-off and
begs the question - what transport mass will work the best for
ultra scaled channel MOSFETs and can it be engineered?
Manuscript received on xxx. Authors acknowledge the financial support
from SRC, FCRP-MSD and NSF. Computational resourses provided by
nanoHUB.org is also acknowledged. S. Mehrotra, S.G. Kim, M. Povolot-
skyi, T. Kubis, M. Lundstrom and G. Klimeck are with the Network for
Computational Nanotechnology and the Department of Electrical and Com-
puter Engineering, Purdue University, West Lafayette, IN-47906, USA.(e-
mail:saumitra.r@gmail.com).
Fig. 1. Schematic description of the formation of ”energy ladders” or sub-
bands in (a) <100> and (b) <110> oriented Si nanowire under no strain
and compressive strain conditions.
This work shows that different conduction band (CB) min-
ima masses can be obtained in nanowire channels using strain
and orientation engineering and how these changes will affect
the transistor performance. In a Si nanowire, due to quantum
confinement, the six bulk ∆ valleys rearrange themselves in
energy, with each equivalent set of ∆ valleys forming its own
separate ”energy ladder” . Furthermore, the different sets of
”energy ladders” can be ”rearranged’ in energy space using
uniaxial strain leading to different band edge transport masses
(Fig. 1). InAs as a channel material is also considered in
this study as a candidate for ”high-mobility material”. Full
band quantum transport calculations are used to assess the ON
state ballistic and electron-phonon scattering limited device
performance for the different CB minima mass nanowire
devices. The simulation results suggest that for scaling of the
channel lengths below 8 nm, increasing the transport mass
leads to better device performance.
II. SIMULATION APPROACH
A. Nanowire cases considered in this study
Five different nanowire MOSFET cases are studied in this
paper. At sub-8 nm channel lengths, a smaller diameter is
critical for an increased gate control. At the same time, how-
ever, a smaller diameter leads to increased threshold voltage
fluctuation due to process variations. Considering these issues,
an optimal diameter, D=3.8 nm, is used for all the simulations
[9]. As a first step the different CB minina mass conditions that
can be achieved in Si and InAs nanowires are discussed.The
applied stress values were chosen to be high enough such that
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2Fig. 2. Calculated bandstructure for (a) <100> oriented Si, (b) compressively strained <100> oriented Si, (c) tensile strained <110> oriented Si, (d)
compressively strained <110> oriented Si and (e) <100> oriented InAs nanowire with 3.8 nm diameter. (f) Schematic view of the simulated device
structure.
the bottom-most band is energetically at least 2kT lower than
the next higher sub-band, while at the same time ensuring the
stress values are experimentally achievable [10].
1) Unstrained Si <100>: Fig. 2(a) shows the case for an
unstrained <100>oriented Si nanowire where the ∆4 set of
valleys form the CB minima . The CB minima effective mass
is calculated to be 0.259mo.
2) Compressive stressed Si <100>: Unstrained Si <100>
nanowire exhibits ∆2 valleys that have a heavy transport mass
but lie higher in energy due to its lighter confinement mass.
On application of compressive stress the heavy ∆2 valleys are
pulled down in energy leading to CB minima mass of 0.948mo
as shown in Fig. 2(b).
3) Tensile stressed Si <110>: Fig. 2(c) shows the E-k
relation for a tensile stressed <110> oriented Si nanowire.
This case is close to current n-MOS technology where tensile
stress is used to reduce CB minima mass and increase the
energy difference between the lighter ∆2 and heavier ∆4
valleys [1], [10]. The CB minima mass for a <110> oriented
nanowire with an applied tensile stress of 2 GPa is calculated
to be 0.178m0.
4) Compressive stressed Si <110>: On applying a com-
pressive stress along Si <110> transport direction, heavier
∆4 valleys are pulled down increasing the CB minima mass.
As the stress type is reveresed to compressive 3 GPa, the CB
minima mass increases to 0.581mo from 0.178mo as shown
in Fig. 2(d).
5) Unstrained InAs <100>: High mobility materials with
high In% are being actively researched as a post-Si channel
material [6]. In light of this fact a <100> oriented InAs
channel is also considered in this study. Fig. 2(e) shows the
E-k, with a calculated band edge mass of 0.075m0.
B. Transport Simulation
Transport simulations are performed using a full-band quan-
tum transport simulator based on the sp3d5s∗ tight-binding
model in the nearest neighbour approximation (without spin-
orbit coupling). The atomistic Schrodinger-Poisson equations
are solved self-consistently in the nonequilibrium Green func-
tion formalism at room temperature [11]–[14]. The electron-
phonon scattering is computed in the self-consistent Born
approximation that couples the full electron and confined
phonon spectra [15]. An effective oxide thickness (EOT) equal
3Fig. 3. Illustration of the leakage current at OFF state (Ids=0.1µA/µm) at Lg=5 nm. Normalized energy current spectrum is plotted for (a) Si <110>
+2GPa, (b) Si <100>, (c) Si <110> -3GPa and (d) Si <100> -2GPa nanowires cases. Due to S-D tunneling the barrier height needs to be much higher to
achieve the desired IOFF .
to 0.5 nm is used for all the simulations [2]. The oxide
layers are treated as perfect insulator and hard wall boundary
conditions are applied to the surface Si atoms. A source/drain
doping level of 1×1020/cm3 is assumed for Si nanowires
while 5×1019/cm3 is the doping level for the InAs nanowire.
Nanowire gate all around (GAA) n-MOSFETs are simulated
for the five different CB minima mass cases (Figs. 2(a)-(e))
at channel lengths of Lg =3, 5 and 7 nm as shown in Fig.
2(f). The OFF state current (IOFF ) is set to 0.1µA/µm
(IOFF=IDS at VGS = 0V and VDS = 0.5V ), where the
current has been normalized by the diameter [2]. Transfer char-
acteristics of the different nanowire MOSFETs are compared
at a supply voltage VDS=0.5V.
III. S-D TUNNELING AND SUBTHRESHOLD
CHARACTERISTICS
The S-D tunneling is a quantum mechanical phenomenon
that is fundamental and cannot be avoided. Fig. 3 illustrates
the OFF state current profile for the different CB minima cases
at Lg=5 nm simulated in the ballistic regime. For the heaviest
mass case it can be seen that most of the current flows over the
barrier as opposed to the lightest mass case where most of the
current quantum-mechanically tunnels through the barrier. The
amount of current flowing below the potential barrier height
(Eb) is the tunneling current (ItunnelDS ). The ratio of I
tunnel
DS to
the total current ItotalDS or the Tunnel%, increases as the CB
minima mass becomes lighter. As a consequence of increased
S-D tunneling, to achieve the desired OFF state current the
barrier height needs to be raised much more for a light
transport mass as compared to a heavy transport mass case.
This leads to an increased SS in presence of S-D tunneling.
Fig. 4(a) shows the tunnel component (ItunnelDS ) along
with the current flowing over the barrier or the thermionic
component (IthermionicDS ) during a MOSFET operation. Bias
dependent current components for a light transport mass case
(equivalent to Fig. 2(c)) is shown in Fig. 4(b) and a for heavy
transport mass case (equivalent to Fig. 2(b)) is shown in Fig.
Fig. 4. Calculated thermionic IthermionicDS and tunnel component I
tunnel
DS
of the total current ItotalDS , for (a) Si <110>+2GPa and (b) Si <100>-2GPa
nanowire cases.
4(c), both at Lg = 5 nm. The adverse effect of S-D tunneling
in the presence of a light CB minima mass becomes clear as
the subthreshold current is totally dominated by ItunnelDS . On
the other hand, subthreshold slope is controlled by IthermionicDS
current for the heavy CB minima mass case, bringing it closer
to the classical MOSFET operation where the electrostic gate
control determines the subthreshold characteristics.
The calculated subthreshold characteristics for the different
4Fig. 5. Subthreshold slope calculated from the total current (SSdevice) and
the thermionic current component (SStherm.) for the different CB minima
nanowire cases at (a) 7 nm , (b) 5 nm and (c) 3 nm channel lengths.
CB minima cases at different channel lengths are shown in
Fig. 5. The subthreshold slope calculated from IthermionicDS is
labelled as SStherm. while SSdevice is the actual subthreshold
slope of the nanowire MOSFET calculated in presence of S-D
tunneling. It can be readily observed that for light CB minima
mass cases the SStherm. and SSdevice show a huge difference.
As the CB minima mass increases, the SStherm. and SSdevice
values begin to merge. This can be understood from the
fact that with a heavy CB minima mass the electrostatic
gate control determines the subthreshold slope. As the CB
minima mass becomes lighter the S-D tunneling component
begins to dominate. This fact also underlines another impor-
tant understanding that the lower limit of SS=60 mV/dec at
room temperature does not hold anymore in presence of S-D
tunneling. With the best of gate control, the amount of S-D
tunneling will set the lower limit on the achievable SS and
that will be more than 60mV/dec.
It should be noted that, for different channel lengths the
SStherm. is calculated to be ∼ 62 mV/dec at Lg = 7 nm to
∼ 75 mV/dec at Lg = 3 nm. This fact highlights the strong
electrostatic gate-control that can be achieved using a nanowire
geometry. A light transport mass, however, cancels out any
advantage because of increaed S-D tunneling. This is a crucial
understanding that even with the best of gate electrostatics the
so called ”high-mobility” or low mass materials may fail to
perform as channel lengths are scaled to sub-8 nm dimensions.
IV. ON-STATE PERFORMANCE
The calculated ballistic ION currents (ION=IDS at VGS =
0.5V and VDS = 0.5V ) are plotted in Fig. 6 for the different
nanowire cases at different channel lengths. It can be clearly
seen that the optimum device performance in the ballistic
limit happens at a relatively heavier CB minima mass. This
emanates from the trade-off condition of utilizing a heavy
transport mass. A light transport mass (mt) will lead to a
high injection velocity or mobility (∝ 1/√mt) . However, at
the same time due to the degraded SS the threshold voltage
increases, reducing the gate-overdrive impacting the final ON
state current. Along the same arguments, a heavy transport
mass can lead to gains in term of SS, but the gains do not trans-
late into an improved ON state performance due to a lower
injection velocity. It is also expected for a heavy transport
mass to lend some advantage in improving the inversion layer
charge because of higher density of states or improved Cq [7].
A proper definiton of the inversion charge, however, becomes
a debatable topic at these ultra-scaled channel lengths hence
this is not discussed in detail.
It is observed that as the channel length (Lg) is scaled from
7 nm to 3 nm (Fig 6 (a-c)) the CB minima mass at which
the peak performance is obtained also increases. This happens
because of degraded SS due to reducing gate control with
channel length scaling. This means that an even heavier CB
minima mass is required to offset the loss of gate control and
to improve device performance. The advantage of a heavy
effective mass is highlighted for the shortest channel length
of Lg = 3 nm . The ON state current continues to improve
monotonically with increasing CB minima mass, owing to
improving SS (Fig. 6(d)). Engineering a channel material with
a transport mass heavier than ∼0.95 m0 could possiby further
enhance the performance at Lg = 3 nm.
After computing the IDS − VGS in the ballistic , the ON
state current was recalculated in the presence of electron-
phonon scattering [15]. The ON state current limited by
electron-phonon scattering was computed for Si<100> under
the condition of no-stress and a compressive uniaxial stress
of -2GPa. It should be noted Si<100> are also the best
performing nanowire cases in the ballistic limit at the different
channel lengths. The phonon limited ON current for InAs is
assumed to be 96% of the ballistic ON current [16]. Phonon
scattering lowers the ION with Si<100> operating at 63%
and compressively stresses Si<100> operating at 50% of the
ballistic limit. It is expected for the compressively stressed
Si<100> to have a lower ballisticity ratio because of increased
density of states for scattering owing to its heavier CB minima
mass. However, with reducing channel length the ballistic ratio
(B.R.) improve as the distance over which a carrier can back-
scatter reduces [17]. At Lg = 3 nm, Si < 100 > begins
to operate at 81% while compressively stresses Si<100>
operates at nearly 69% of the ballistic limit (Fig 6(c)).
Interestingly, InAs <100>, which is currently an actively
researched material for future MOSFET scaling, and the
tensiled strained Si <110>, which is the current industry
5Fig. 6. ON state currents in ballistic and phonon scattering limited regime for (a) Lg=7 nm (b) Lg=5 nm and (c) Lg=3 nm channel lengths. Also the
ballisticity ratio is computed for phonon scattering limited ON state current values. (d) IDS vs. VGS plot for the different nanowire cases at Lg=3 nm in the
ballistic limit.
Fig. 7. Normalized energy current spectrum for Si<100> -2GPa case at
Lg = 3 nm in (a) ballistic and (b) phonon scattering limited regime at the
ON state.
standard, both lag behind in performance at Lg<8 nm. This
is a critical understanding that as the channel lengths scale
below 8 nm we enter a new regime of device operation where
the device performance is severely limited by S-D tunneling.
However, at the same time engineering a relatively heavier
transport mass can still lead to performance improvements.
It is still encouraging to see that the compressively stressed
Si<100> nanowire with the channel length scaled to 3 nm,
even in presence of phonon scattering, is still able to de-
liver a respectable ION/IOFF > 104 at supply voltage of
VDD = 0.5V (Fig. 7).
Although, the ON state currents are shown to reduce with
channel lengths, the design solution to scaling MOSFETs at
Lg<8 nm could lie in vertically stacked multiple nanowire
MOSFETs that increases the final ION without compromising
on subthreshold characteristics [18].
V. CONCLUSION
In this work the deleterious effects of S-D tunneling in
nanowire n-MOSFETs at Lg<8 nm are highlighted in realisti-
cally gated and extended devices. Since S-D tunneling depends
on the transport mass, as a first step the different CB minima
masses that can be engineered in Si and InAs are shown. Next,
using full-band quantum simulations based on sp3d5s∗ tight-
binding model the subthreshold and ON state performances
are analyzed. The monotonic improvement in subthreshold
slope with heavier CB minima mass is clearly observed as
a heavy mass limits S-D tunneling. At the same time the
ON state performance does not improve monotonically but
shows a peak-like nature. This is due to the tradeoff condition
that a heavy (or light) mass offers in terms of OFF-state and
ON-state properties. The present results show that the optimal
device performance at Lg<8 nm lie in heavier (> 0.25m0)
transport mass channel designs. A realistic scenario of scaling
MOSFETs well below Lg<8 nm could lie in channel designs
with a heavy transport mass to improve sub-threshold charac-
teristics and multiple vertically stacked nanowires to boost the
ON state current.
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